Aleksandr Romanov
- Associate Professor:HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE) / School of Computer Engineering
- Aleksandr Romanov has been at HSE University since 2014.
Education and Degrees
- 2015
Candidate of Sciences* (PhD) in Automation Systems in Design
Institute for Design Problems in Microelectronics of the Russian Academy of Sciences
Thesis Title: Automation Methods of Networks-on-Chip based on the quasi-optimal topologies - 2009
Master's
Kharkov Polytechnic Institute - 2007
Bachelor's
Kharkov Polytechnic Institute
According to the International Standard Classification of Education (ISCED) 2011, Candidate of Sciences belongs to ISCED level 8 - "doctoral or equivalent", together with PhD, DPhil, D.Lit, D.Sc, LL.D, Doctorate or similar. Candidate of Sciences allows its holders to reach the level of the Associate Professor.
Continuing education / Professional retraining / Internships / Study abroad experience
2021 Feb Zyxel ZCNP (Zyxel Certified Network Professional). Advanced training certificate «ZCNP in Switch». Certificate ID: 3203155.
Romanov_Switch_sert_17.02.2021
2021 Feb Zyxel ZCNP (Zyxel Certified Network Professional). Advanced training certificate «ZCNP in Foundation». Certificate ID: 306088.
Romanov_Foundation_15.02.2021
2021 Feb Zyxel ZCNP (Zyxel Certified Network Professional). Advanced training certificate «ZCNP in Nebula». Certificate ID: 342044.
Romanov_Nebula_sert_17.02.2021
2021 Feb Zyxel ZCNP (Zyxel Certified Network Professional). Advanced training certificate «ZCNP in Wireless LAN». Certificate ID: 3232998.
Romanov_Wireless_LAN_15.02.2021
2021 Feb Zyxel ZCNP (Zyxel Certified Network Professional). Advanced training certificate «ZCNP in Security». Certificate ID: 3193513.
Romanov_Security_sert_17.02.2021
2020 June 25 - June 29 (HSE University, Moscow). Training course under the program "Entrepreneurial thinking and support of entrepreneurial projects of students" (34 hours). Certificate No. 158483.
Романов_сертификат_Предпринимательское_мышление_2020
2018 05 September – 31 November (HSE University, Moscow). Training course "Programming in Python for data collection and analysis" (36 hours).
2018 27 June (Association of Educational Researchers, Moscow) Certificate of participation in the seminar "Elsevier Resources in the Research Process".
Elsevier_sertif_RomanovAYu_2018
2016 November. Certificate of advanced training «ZyXEL Certified Network Enginer. Security Level 1». Certificate ID: 2193599.
ZyXEL_sert_Romanov_Security_L1_EN
2016 12 October – 10 December (Auriga Ltd, Moscaw). Certificate of advanced training «Linux Kernel».
Linux Kernel 2016 Romanov
2016 October. Certificate of advanced training «ZyXEL Certified Network Enginer. Wireless LAN Level 1». Certificate ID: 2232474.
ZyXEL_sert_Romanov_Wireless_L1_EN
2015 August. Certificate of advanced training «ZyXEL Certified Network Enginer. Switch Level 1". Certificate ID: 2201386.
2011 Certificate of Completion of Altera Technical Training Courses: «The Quartus II Software Design Series: Foundation», «Introduction to Verilog», «Designing with the Nios II Processor and SOPC Builder».
Awards and Accomplishments
2018 (27 июля) (InnovateFPGA, Intel FPGA) Certificate of Appreciation for contributing guidance, support, and inspiration by serving as part of the judge comittee in 2018 Global Design Contest.
sertif_innovateEurope_APJ_2018
(JPG, 111 Кб)
Young Faculty Support Program (Group of Young Academic Professionals)
Category "New Lecturers" (2015-2016)
Courses (2021/2022)
- Design of the Systems on a Chip (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 3 year, 3, 4 module)Rus
- High-Level Modelling and Simulation of Digital Systems (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
- System Design of Digital Devices (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
- Past Courses
Courses (2020/2021)
- Design of the Systems on a Chip (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 3 year, 3, 4 module)Rus
- High-Level Modelling and Simulation of Digital Systems (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
- System Design of Digital Devices (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
Courses (2019/2020)
- Automated Systems Software (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
- Design of the Systems on a Chip (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 3 year, 3, 4 module)Rus
Development of Electrical Equipment (Postgraduate course’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); field of study "27.06.01. Управление в технических системах", field of study "10.06.01. Информационная безопасность"; 1 year, 1 semester)Rus
- System Design of Digital Devices (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
Courses (2018/2019)
- Design of the Systems on a Chip (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 3 year, 3, 4 module)Rus
Development of Electrical Equipment (Postgraduate course’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); field of study "27.06.01. Управление в технических системах", field of study "09.06.01. Информатика и вычислительная техника", field of study "10.06.01. Информационная безопасность"; 1 year, 1 semester)Rus
- System Design of Digital Devices (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
Courses (2017/2018)
- Design of the Systems on a Chip (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 3 year, 3, 4 module)Rus
- Development of Electrical Equipment (Postgraduate course’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 1 year, 1 semester)Rus
- System Design of Digital Devices (Bachelor’s programme; HSE Tikhonov Moscow Institute of Electronics and Mathematics (MIEM HSE); 4 year, 1-3 module)Rus
Conferences
- 2021
IECON 2021 – 47th Annual Conference of the IEEE Industrial Electronics Society (Торонто). Presentation: Fault-Tolerant Routing in Networks-on-Chip Using Self-Organizing Routing Algorithms
- 201618th conference of the Open Innovations Association FRUCT (Санкт-Петербург). Presentation: SystemC NoC Simulation as the Alternative to the HDL and High-level Modeling
- 20152015 IEEE 35th International Scientific Conference on Electronics and Nanotechnology (ELNANO-2015) (Киев). Presentation: Use of Irregular Topologies for the Synthesis of Networks-on-Chip
- 2014
2014 IEEE 34th International Scientific Conference on Electronics and Nanotechnology (ELNANO). (Киев). Presentation: The Network on Chip Quasi optimal Topology Analysis Method
- 2013
V Научно-практическая конференция молодых ученых «Вычислительные системы и сети (Майоровские чтения)» (Санкт-Петербург). Presentation: Двумерные оптимальные циркулянтные графы как топологическая основа для построения сетей на кристалле
- 2012
1st Mediterranean Conference on Embedded Computing, MECO 2012 (Bar). Presentation: The Comparative Analysis of the Efficiency of Regular and Pseudo-optimal Topologies of Networks-on-Chip Based on Netmaker
Scopus/WoS Q1-Q27
- Article Romanov A. Yu., Stempkovsky A. L., Lariushkin I. V., Novoselov G. E., Solovyev R. A., Starykh V. A., Romanova I. I., Telpukhov D. V., Mkrtchan I. A. Analysis of Posit and Bfloat Arithmetic of Real Numbers for Machine Learning // IEEE Access. 2021. Vol. 9. P. 82318-82324. doi
- Article Romanov A.Yu., Lezhnev E.V., Glukhikh A.Yu., Amerikanov A.A. Development of routing algorithms in networks-on-chip based on two-dimensional optimal circulant topologies // Heliyon. 2020. Vol. 6. No. 1. P. 1-8. doi
- Article Romanov A., Starykh V. Routing in triple loop circulants: A case of networks-on-chip // Heliyon. 2020. Vol. 6. No. 7. P. 1-7. doi
- Article Monakhova E., Romanov A.Yu., Lezhnev E.V. Shortest Path Search Algorithm in Optimal Two-Dimensional Circulant Networks: Implementation for Networks-on-Chip // IEEE Access. 2020. Vol. 8. P. 215010-215019. doi
- Article Romanov A., Lomotin Konstantin, Kozlova Ekaterina. Application of Natural Language Processing Algorithms to the Task of Automatic Classification of Russian Scientific Texts // Data Science Journal. 2019. Vol. 18. No. 1. P. 1-17. doi
- Article Aleksandr Yu. Romanov. Development of routing algorithms in networks-on-chip based on ring circulant topologies // Heliyon. 2019. Vol. 5. No. 4. P. 1-23. doi
- Article Romanov A., Ivannikov A. SystemC Language Usage as the Alternative to the HDL and High-level Modeling for NoC Simulation // International Journal of Embedded and Real-Time Communication Systems. 2018. Vol. 9. No. 2. P. 18-31. doi
Scopus/WoS Q3-Q44
- Article Некрасов Г. А., Romanov A. Distributed Load Balancing for the Adaptive Video Streaming Using CDN with Ring System of Server Consolidation by Circulant Topology // Journal of Physics: Conference Series. 2019. Vol. 1210. P. 1-8. doi
- Article Schegoleva M. A., Romanov A. Yu., Lezhnev E. V., Amerikanov A. A. Routing in Networks on Chip with Multiplicative Circulant Topology // Journal of Physics: Conference Series. 2019. Vol. 1163. No. 1. P. 1-7. doi
- Article A. Romanov, A. Amerikanov, E. Leghnev. Analysis of Approaches for Synthesis of Networks-on-chip by Using Circulant Topologies // Journal of Physics: Conference Series. 2018. Vol. 1050. No. 1. P. 1-12. doi
- Chapter Romanov A., Ekaterina Kozlova, Lomotin Konstantin. Application of NLP Algorithms: Automatic Text Classifier Tool, in: Digital Transformation and Global Society. Third International Conference, DTGS 2018, St. Petersburg, Russia, 2018, Revised Selected Papers. Part II. Communications in Computer and Information Science 859 / Ed. by D. A. Alexandrov, A. V. Boukhanovsky, A. V. Chugunov, Y. Kabanov, O. Koltsova. Issue 859. Springer, 2018. doi P. 310-323. doi
The Articles in the Editions, Included into International Peer Reviewed Bases (Scopus, Web of Sciense, IEEE Explore)13
- Chapter Romanov A., Myachin N., Sukhov A. Fault-Tolerant Routing in Networks-on-Chip Using Self-Organizing Routing Algorithms, in: IECON 2021 – 47th Annual Conference of the IEEE Industrial Electronics Society. Toronto : IEEE, 2021. P. 1-6. doi
- Chapter Rzaev E. R., Romanov A. The New Promising Network-on-Chip Topologies Development Using Product Operation, in: 2021 International Russian Automation Conference (RusAutoCon). IEEE, 2021. P. 421-425. doi
- Chapter Monakhova E., Monakhov O., Romanov A.Y., Lezhnev E.V. Analytical Routing Algorithm for Networks-on-Chip with the Three-dimensional Circulant Topology // В кн.: 2020 Moscow Workshop on Electronic and Networking Technologies (MWENT). IEEE, 2020. Гл. 9067418. С. 1-6. doi
- Chapter Romanov A.Yu., Romanova I.I., Glukhikh A.Yu. Development of a Universal Adaptive Fast Algorithm for the Synthesis of Circulant Topologies for Networks-on-Chip Implementations, in: 2018 IEEE 38th International Scientific Conference on Electronics and Nanotechnology, ELNANO 2018 - Conference Proceedings. IEEE, 2018. P. 110-115. doi
- Chapter Romanov A., Romanova I., Ivannikov A. Application of Exhaustive Search, Branch and Bound, Parallel Computing and Monte-Carlo Methods for the Synthesis of Quasi-Optimal Network-on-chip Topologies, in: Proceedings of XV IEEE East-West Design & Test Symposium (EWDTS'2017). Piscataway : IEEE, 2017. P. 1-6. doi
- Chapter Romanov A., Lomotin K.E., Kozlova E.S. Automatization of Scientific Articles Classification According to Universal Decimal Classifier, in: Supplementary Proceedings of the Sixth International Conference on Analysis of Images, Social Networks and Texts (AIST-SUP 2017), Moscow, Russia, July 27-29, 2017 / Ed. by W. van der Aalst, M. Y. Khachay, S. Kuznetsov, V. Lempitsky, I. A. Lomazova, N. Loukachevitch, A. Napoli, A. Panchenko, P. M. Pardalos, A. V. Savchencko, S. Wasserman, D. I. Ignatov. Vol. 1975. Aachen : CEUR-WS.org, 2017. P. 122-133.
- Chapter Mamed R. Ismail-zade, Aleksandr Y. Romanov, Egor Y. Kuzin, Vladimir S. Danykin, Igor A. Chetverikov. Hardware-Software System for Automation of Characteristics Measurement of SOI CMOS VLSI Elements under Extreme High Temperature Conditions (up to 300°C), in: Proceedings of the 2017 IEEE Russia Section Young Researchers in Electrical and Electronic Engineering Conference (2017 ElConRus) Part 2. M. : IEEE, 2017. P. 423-428. doi
- Chapter Romanov A., Lomotin K.E., Kozlova E.S., Kolesnichenko A.L. Research of Neural Networks Application Efficiency in Automatic Scientific Articles Classification According to UDC, in: 2016 International Siberian Conference on Control and Communications (SIBCON). Proceedings. M. : HSE, 2016. Ch. 543fu4t.
- Chapter Romanov A. Yu., Ivannikov A. D., Romanova I. Simulation and Synthesis of Networks-on-Chip by Using NoCSimp HDL Library, in: 2016 IEEE 36th International Scientific Conference on Electronics and Nanotechnology, ELNANO 2016 - Conference Proceedings. Kiev : NTUU "KPI", 2016. P. 300-303. doi
- Chapter Romanov A., Ivannikov A. SystemC NoC Simulation as the Alternative to the HDL and High-level Modeling, in: Proceedings of the 18th FRUCT & ISPIT Conference. St. Petersburg : University ITMO, 2016. P. 285-290. doi
- Chapter Romanov A. Yu., Romanova I. Use of Irregular Topologies for the Synthesis of Networks-on-Chip, in: 2015 IEEE 35th International Scientific Conference on Electronics and Nanotechnology, ELNANO 2015 - Conference Proceedings. Kiev : NTUU "KPI", 2015. P. 445-449. doi
- Chapter Romanov O., Lysenko O. The Evolutionary Computation Method for the Synthesis of Networks-on-Chip Quasi-optimal Topologies, in: 2014 IEEE 34th International Scientific Conference on Electronics and Nanotechnology, ELNANO 2014 - Conference Proceedings. Kiev : NTUU "KPI", 2014. P. 403-407. doi
- Chapter Romanov O., Lysenko O. The Comparative Analysis of the Efficiency of Regular and Pseudo-optimal Topologies of Networks-on-Chip Based on Netmaker, in: 1st Mediterranean Conference on Embedded Computing, MECO 2012. Advances and Challenges in Embedded Computing: Proceedings. Montenegro, Bar : IEEE, 2012. P. 13-16.
The Articles in VAK Editions2
- Article Romanov O. The Network-on-Chip Quasi-optimal Topology Analysis Method // Electronics and Communications. 2014. Vol. 19. No. 5(82). P. 53-56.
- Article Yaganov P., Pavlov L., Romanov O. The Analysis of Quasi-optimal Topologies of Networks-on-chip on Meeting the Global Optimum // Science-Based Technologies. 2013. Vol. 20. No. 4. P. 394-397.
Conference Proceedings2
- Chapter Lomotin K. E., Kozlova E. S., Romanov A. Comparative analysis of classification methods for text in UDC code generation problem for scientific articles, in: Information Innovative Technologies: Materials of the International scientific–рractical conference / Ed. by S. U. Uvaysov, I. Ivanov. M. : Association of graduates and employees of AFEA named after prof. Zhukovsky, 2017. P. 359-363.
- Chapter Alyautdinov A. R., Vinitsky D. A., Romanov A. Development of a remotely controlled hexapod robot, in: Information Innovative Technologies: Materials of the International scientific–рractical conference / Ed. by S. U. Uvaysov, I. Ivanov. M. : Association of graduates and employees of AFEA named after prof. Zhukovsky, 2017. P. 208-210.
Research Seminar 'New Trends in Artificial Intelligence Chip Design in Silicon Valley'
On October 22, 2018, an open research seminar 'New Trends in Artificial Intelligence Chip Design in Silicon Valley' was held at the Laboratory of Automated Design Systems. Yuri Panchul, Senior Engineer with Wave Computing (Campbell, California) was the guest speaker.
MIEM HSE Student Wins Apple WWDC Scholarship
Artur Davletshin, fourth-year student in Informatics and Computer Hardware and Software at MIEM HSE (supervisor Aleksandr Romanov, Associate Professor at the School of Computer Engineering) has won a scholarship for the Apple Worldwide Developers Conference (WWDC). Artur will attend the WWDC in San Jose, California, from June 4 – 8.